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OPTICAL SWITCH CONTROLLER 
RELATED APPLICATIONS 
This application claims priority from foreign application 
PCT/EP2007/057920. That application, Which is entitled, 
“An Optical Switch Controller” and Was ?led on Jul. 31, 
2007, is incorporated herein by reference in its entirety. 
FIELD OF INVENTION 
This invention relates to an optical sWitch controller and in 
particular, but not exclusively, to a controller arranged to 
control a cross-bar optical interconnection netWork. 
BACKGROUND OF INVENTION 
High performance computing systems, including netWork 
systems and the like, presently exploit, amongst other things, 
electronic interconnection netWorks to alloW for the transfer 
of data betWeen and Within such systems. 
Such interconnection netWorks are typically composed of 
digital electronics, Which are arranged to process signals at 
very high speeds. There are hoWever limitations With the 
digital electronics that are used presently Within such systems 
When they are required to process signals at very high speeds. 
The logic gates that are often used in such interconnection 
netWorks are unable to suf?ciently quickly change state to 
cope With the high speed demands required from modern 
telecommunications equipment. Whereas telecommunica 
tions once only transmitted loW bandWidth voice information, 
it is noW required to transmit video and data information, 
Which requires much greater bandWidth particularly as video 
quality moves to high de?nition television and high perfor 
mance computing systems increase their processing capabili 
ties. Electronic devices are reaching fundamental limits at 
these high bandWidths in terms of their poWer consumption, 
Wiring density and throughput. 
SUMMARY OF THE INVENTION 
According to a ?rst aspect of the invention there is provided 
an optical sWitch controller arranged to control an optical 
interconnection netWork arranged to variably connect at least 
one input data channel to a plurality of output channels via at 
least one sWitching element, comprising: an address reader 
module arranged to obtain information by reading a data tag 
from the at least one input data channel, and output at least 
one address control signal based upon the information read 
from the data tag, in Which the address control signal can be 
used to control sWitching elements in an interconnection net 
Work; Wherein the address reader module comprises at least 
one semiconductor optical ampli?er and is arranged to carry 
out the signal processing optically. 
Such an arrangement is advantageous as it alloWs for an 
interconnection netWork to route data from an input to an 
output, Wherein all the processing in the netWork can be 
achieved optically. In such an arrangement both the controller 
and the interconnection netWork can be operated at higher 
speeds When compared to opto-electronic controllers. Such 
arrangements may also use less poWer and have a reduced 
susceptibility to electromagnetic interference When com 
pared With electronic and opto-electronic controllers. 
The controller may comprise also an output stage arranged 
to receive the address control signal and to output an output 
signal based upon the address control signal, Which can be 
used to control sWitching elements in an interconnection net 
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Work. Such an arrangement may be advantageous as it may 
alloW for a further module to be provided betWeen the address 
reader module and the output signal. Such an arrangement 
may be advantageous as it may alloW for the output signal to 
be further conditioned, e.g. not transmitted, in the event of a 
request from further logic Within the controller, or at the 
user’s request, etc. 
In a manner similar to that stated above, the output stage 
may comprise at least one semiconductor optical ampli?er 
Which is arranged to carry out the signal processing optically. 
Such an arrangement may be advantageous as it Would alloW 
for signal processing in the controller to remain optically. 
The controller may further comprise a comparator stage 
arranged to read the data tag from at least tWo input data 
channels and output at least one comparator output signal 
indicating if the information Within the data tags on the at 
least tWo input data channels is the same or different; and 
Wherein the output stage is arranged such that the output 
signal is additionally based upon the comparator output sig 
nal. 
Such an arrangement may be advantageous, as it may alloW 
for the controller to control the How of data Within an inter 
connection netWork Where it has established that the data 
from tWo data input channels is directed to the same output 
channel. This may be achieved by providing a comparator 
stage that is able to read the destination address from the data 
tag. 
The controller may further comprise: a contention manager 
arranged to read priority information from the data tag from at 
least tWo input data channels and output at least one priority 
output signal according to the priority information Wherein 
the output signal from the output stage is additionally based 
upon the priority output signal. 
In a manner similar to that stated above, this may alloW for 
the controller to control the How of data Within an intercon 
nection netWork Where it has established that the data from 
tWo data input channels is directed to the same output chan 
nel, by alloWing for each data tag to be provided With a 
priority data. 
In such an arrangement the contention manager may be 
arranged to generate the priority output signal such that it is 
indicative of the priority information Within a data tag being 
less than the priority information in another data tag. 
Additionally, contention manager may be further arranged 
to employ a tie-breaker arranged to determine Which input 
data channel should be connected to Which output in the case 
that tWo data tags from different input data channels are to be 
concurrently connected to the same output channel With the 
same priority. 
One or both of the comparator stage and the contention 
manager may comprise at least one semiconductor optical 
ampli?er arranged to carry out the signal processing optically. 
This Would alloW the controller and the interconnection net 
Work to be operated at higher speeds, using less poWer, and 
have a reduced susceptibility to electromagnetic interference 
compared With electronic and opto-electronic controllers. 
The controller may further comprise an extinction line, 
arranged to provide an extinction signal to an interconnection 
netWork, indicating that a packet on an input data channel 
should be erased. Such an arrangement may alloW for the 
controller to actively provide a signal that Would erase a 
packet Which may have, for example, the same destination 
address, but have a loWer priority than a packet travelling on 
an alternative input data channel. 
US 8,229,300 B2 
3 
The optical controller may be arranged to control a 4x4 
interconnection netWork. Such an arrangement may be 
advantageous as it may provide an ef?cient framework for 
using optical processing. 
According to a second aspect of the invention there is 
provided a method of optically controlling an interconnection 
netWork arranged to variably connect at least one input data 
channel to a plurality of output channels via at least one 
sWitching element, comprising the steps of: providing an 
address reader module; reading information Within a data tag 
from the at least one input data channel using the address 
reader; processing the information to provide at least one 
address control signal based upon the information read from 
the data tag; using the address control signal to sWitch sWitch 
ing elements Within an interconnection network; Wherein 
both the steps of reading the data tag and processing the 
information is carried out optically using at least one semi 
conductor optical ampli?er. 
BRIEF DESCRIPTION OF INVENTION 
There Will noW be described by Way of example only one 
embodiment of the present invention With reference to and as 
illustrated in the accompanying draWings of Which: 
FIG. 1 shoWs four optical logic modules. 
FIGS. 2A and 2B shoW N-bit and l-bit optical compara 
tors, comprising the logic modules of FIG. 1. 
FIG. 3a shoWs a schematic illustration of an optical gate 
that can be used as a building block to implement the com 
parators of FIG. 2. 
FIG. 3b is a truth table for the logic gate of FIG. 311 
FIG. 4 illustrates an optical circuit in accordance With an 
embodiment of the invention Which functions in accordance 
With the overvieW of FIG. 2 
FIG. 5 shoWs an optical interconnection netWork according 
to an embodiment of the present invention. 
FIG. 6 shoWs a schematic of an optical controller employed 
in the interconnection netWork of FIG. 5. 
FIG. 7 shoWs a How diagram of the operation of an optical 
controller. 
DETAILED DESCRIPTION OF THE INVENTION 
FIG. 1 details four logic modules 110, 120, 130, 140 each 
of Which includes a semiconductor optical ampli?er (SOA), 
in Which the counter propagating signals interact by means of 
cross gain modulation (XGM). The modules in FIG. 1 detail 
the folloWing logic: ‘A AND NOT B’ 110, ‘A NOR B’ 120, 
‘NOT A AND NOT B AND C’ 130, and ‘NOT A’ 140. The 
operation of such SOAs Will be Well knoWn to those in the art 
and are arranged to provide logic functions in the optical 
domain. 
FIGS. 2A and 2B detail tWo comparators used in the 
embodiment being described. FIG. 2a details an N-bit pho 
tonic comparator 200, While FIG. 2b details a l-bit photonic 
comparator 250. Each comparator comprises a combination 
of one or more of the optical logic modules 110, 120, 130, 
140, as shoWn in FIG. 1, as Well as a further optical OR logic 
gate 206, Which may be implemented With an optical coupler. 
It Will readily be appreciated to a person skilled in the art that 
the logic as described in the comparators 200, 250 beloW is 
not limited to this present single embodiment and that the 
same logic may be implemented in an alternative manner, 
With an alternative con?guration of logic modules 110, 120, 
130, 140. For example, to obtain the logic ‘A NOR B’, it is 
also possible to combine ‘NOT A’ With ‘A AND NOT B’. 
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In FIG. 2a the N-bit comparator 200 receives as its input a 
pair of N-bit Words AK and B K Where kIN . . . l. The N-bit 
comparator 200 comprises a combination of optical logic 
gates and delay lines Which together provide an output the 
logical functions AIB, A ‘not equal to’ B, and also A>B and 
A<B. 
The ?rst stage 202 of this optical circuit comprises tWo 
AND logic gates 204a 2041) and an OR logic gate 206. Each 
AND logic gate 204a, 204!) comprises tWo inputs, one of 
Which is inverted, While the OR logic gate 206 comprises tWo 
inputs and one output. The output of both AND logic gates 
204a, 2041) provide the inputs to the tWo-input OR logic gate 
206. Both lines A and B are arranged to be input on one 
non-inverted AND input and one inverted AND input of the 
other gate. The combination of these three gates provides the 
logic of an XOR gate. The ?rst stage 202 and combination of 
logic Within may therefore be considered as an XOR gate 202. 
Each pair of corresponding bits AK, B K of the signals A, B 
are passed in sequence through the ?rst stage, or the so-called 
XOR gate 202. By this it is meant that at a ?rst instance the 
most signi?cant bits AN and BN are input to the N-bit com 
parator 200 to give a ?rst output bit, then the next most 
signi?cant bits AN_ 1, B N_ l to give the next output bit and so on 
until the least signi?cant bits A1, B 1 are passed to the XOR 
gate 202 to give the last bit of the output. There Will therefore 
be an N bit Word produced With one bit being produced at any 
given time. 
If the tWo bits AK, B K passed to the XOR gate 202 are the 
same, then the output bit of the XOR gate 202 that corre 
sponds to those bits Will be logic 0. It Will be logic 1 if, and 
only if, the bits AK and B K are different. For any given pair of 
N bit Words there Will therefore be a corresponding N bit Word 
produced With a l for each pair of bits that do not match and 
a 0 for each pair that do match. It should be noted that this 
output Word does not provide any information indicative of 
Which of the Words A, B is largest. 
The next stage of the N-bit comparator 200 circuit is the 
second stage 210. The second stage 210 comprises a delay 
line 212, Which acts as an optical serial-to-parallel converter. 
The serial to parallel converter (SPC) 212 in fact comprises a 
set of N optical connections, the ?rst of Which introduces a 
null delay, and the others have time delays that are different 
multiples of the time betWeen samples arriving at the XOR 
gate 202. Coils of optical ?bre could be used to provide the 
required time delays. The delays are typically sequential inte 
ger multiples of the clock period. Hence With a clock giving 1 
nsecond betWeen beats, and for Words of length N, the ?rst 
line Will have multiple MIO times the clock period, the next 
MIl times and so on until the Nth line has a delay equal to 
M:(N—l) nseconds. 
The output of the SPC 212 comprises multiple outputs, 
Whereby the number of outputs is indicative of N bits being 
compared. For example, if AK comprises eight bits then the 
SPC 212 Would have eight outputs. Each output is connected, 
Within the second stage 210 to an AND gate 214. In the 
present embodiment the ?rst input to the AND gate 214 is 
connected to the output of the XOR gate 202 through the Zero 
delay time optical connection of the SPC 212. The second 
input is also connected to the output of the XOR gate 202 but 
this time through a set of N-l inverters respectively associ 
ated With each of the N-l delayed time lines of the serial to 
parallel converter. The signals to the second input are there 
fore delayed and inverted versions of the signals out of the 
XOR gate 202. 
Thus, as the ?rst output bit of the XOR gate 202 is pro 
duced, it is passed to the ?rst input of the AND gate 214. At 
this time no signals are applied to the other inputs to the AND 
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gate 214 (since there are no previous delayed signals to be 
presented and thus each further delay line is at 0, Which causes 
a l at the input to the AND gate 214) so the output of the AND 
gate 214 Will be 0 While the ?rst output bit from the XOR gate 
202 is 0, i.e. AIB, and 1 When the ?rst output bit from the 
XOR gate 202 is l, i.e. A ‘not equal to’ B. As the next bit is 
output from the XOR gate 202 it is applied to the ?rst input to 
the AND gate 214, and by this time the ?rst bit Will have 
rippled through to the second input of the AND gate 214. 
Because one of the inputsithe Zero-delay inputiis not 
inverted and all the other inputs are inverted, then the output 
of the AND gate 214 Will be 1 only during the ?rst occurrence 
of a l as an output bit from the XOR gate 202, i.e. A ‘not equal 
to’ B. 
This process is then repeated for each of the N bits of the 
Words A and B, giving an N bit output signal from the AND 
gate 214. As discussed, as soon as one pair of input bits of A 
and B do not match then the output of the AND gate 214 Will 
become 1, hoWever for all subsequent samples Will alWays be 
0 for the rest of that Word. 
A third stage 220 in FIG. 2a shoWs the output stage of the 
N-bit comparator 200. Stage three 220 is arranged to observe 
if an output 1 from the second stage AND 214 has been 
produced at any time during the comparison of the Words A, 
B.A latch, such as a ?ip-?op, may be provided to achieve this, 
but in this embodiment a further optical SPC, Which com 
prises an OR logic gate is used as a compare latch 290. The 
compare latch 290 is arranged to convert the serial bit output 
of the second stage into a parallel output. The parallel output 
is then passed through a multiple input OR logic gate (With 
the number of inputs being indicative of the Word length of 
A,B) so as to provide a logic 1 out as soon as a difference on 
the bits betWeenA and B has been observed. A person skilled 
in the art Will readily be able to implement such a compare 
latch 290. 
As shoWn in the FIG. 2a, the output logic 1 is used to 
indicate that a 1 has been produced at some point in the 
comparison of the Word A, B in the second stage, and thus that 
A ‘not equal to’ B. Additionally, this output may be inverted 
through a ?nal inverter 224 in the third stage 220 such that tWo 
output lines are provided from the third stage 220: an AIB 
output and anA ‘not equal to’ B output, each of Which may be 
sampled on the ?nal clock of the Word length to evaluate of at 
any point A ‘not equal to’ B occurred. In each instance, the 
output that is at the high logic provides the comparison signal. 
In addition, as shoWn in dashed lines in FIG. 2a, the logic 
A>B and A<B may be ascertained by using a further stage 
230, comprising a ?rst AND gate 232a, and a second AND 
gate 23219. To determine Whether A>B, the output from the 
AIB logic output detailed above is next inverted and passed 
to the further stage 230 and to the ?rst AND gate 23211. The 
present bit of Word A (i.e. the bit Which is input to the XOR 
gate 202 at that time) is fed to one input of the AND gate 232a 
along With the inverted bit output AIB from the third stage 
220 at that time. If the present bit of A is l, and the output of 
theA:B logic is 0 (i.e. A ‘NOT equal to’ B), then this indicates 
thatA>B and a logic high is output from the further stage 230. 
To determine Whether A<B, the output from the AIB logic 
output detailed above from stage three 220 is inverted and 
passed to the second AND gate 232!) in the further stage 230. 
The present bit of Word B (i.e. the bit Which is input to the 
XOR gate at that time) is fed to one input of the AND gate 
along With the bit output from the AIB logic at that time. If the 
present bit ofB is l, and the output ofthe AIB logic is 0 (i.e. 
A ‘not equal to’ B), then this indicates that B>A and a logic 
high is output from the further stage 230. 
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Compare latches 292, 294 are provided on the output of the 
?rst AND gate 232a, and the second AND gate 232!) to 
indicate the logic. 
FIG. 2b details a 1-bit comparator 250 of the embodiment 
being described. In this arrangement only an XOR function 
260, similar to the XOR stage 202 of the N-bit comparator 
200 is required. In such an arrangement the XOR function 
260 provides an instantaneous output of 1 When the values A 
and B are not equal and an output of 0 When they are. Again, 
to provide a l the output AIB may be inverted for signal 
conditioning purposes. A<B and A>B may also be ascer 
tained by observing the output of the AND gates Within the 
XOR function 260 as Will be readily appreciated. 
A practical embodiment of the comparator of FIG. 211 can 
be realised using a set of six semiconductor optical ampli?ers 
(SOAs) con?gured to provide logical building blocks or logic 
gates. A gate 300 that provides the functionality (X AND 
NOT Y) is shoWn in FIG. 311. 
Each building block for the gate 300 comprises a single 
semiconductor optical ampli?er (SOA) 302 having a ?rst 
input 304 at one end and a second input 306 at a second end 
opposite the ?rst. The output from the ampli?er 302 is taken 
to be the signal that passes out of the second end 310 of the 
ampli?er. A characteristic of SOAs 302 is that a gain that is 
applied to an input signal is in?uenced by the poWer of the 
signals input to the ampli?er 302. As the input poWer 
increases the gain eventually starts to decrease. A further 
characteristic is that SOAs 302 are non-linear devices: a sig 
nal at one Wavelength is able to modulate a signal at another 
through the Well knoWn process of cross gain modulation 
@(GM). 
Coupled to the ?rst end of the ampli?er 302 is a continuous 
Wave signal CW 308 of relatively highpoWer and a ?rst, loWer 
poWer, input signal L P. Coupled to the second end is a second, 
high poWer, input signal HP. The tWo input signals have the 
same Wavelength but the CW 308 is at a different Wavelength. 
The tWo counter propagating input signals interact in the 
SOA 302 so that the loW poWer signal L P experiences the gain 
modulation induced by the stronger second input signal HP. 
The CW keeps the SOAs 302 saturation high, and thus is able 
to reduce the SOAs recovery time. In effect this means that 
With no high poWer signal applied (i.e. H PIO) the output 310 
Will be 1 When LPII and 0 When LPIO. On the other hand, 
When the high poWer signal HPII is applied, the loW poWer 
signal LP experiences a reduced SOA gain such that an the 
output 310 at all times is 0. The output 310 from the gate 300 
therefore corresponds to the function (LP AND NOT HP). 
This is shoWn in the truth table of FIG. 3b of the accompany 
ing draWings. A person skilled in the art Will appreciate that 
CW acts to keep the SOA 302 saturated and to reduce the 
pattern effect and therefore does not act as a logic signal, per 
se, although this is still shoWn in the logic table of FIG. 3b for 
completeness. 
Turning to FIG. 4, six gates as shoWn in FIG. 311 can be 
connected into a circuit 400 that takes the tWo N-bit Words A, 
B as its input and provides outputs for A>B, A<B and AIB. 
The ?rst part of the circuit 400 of FIG. 2aithe XOR gate 
202iis implemented by passing signals A and B to the ?rst 
and second inputs of a ?rst gate (gate 1) 410 to give an output 
corresponding to the logical function (A AND NOT B). The 
same signals are also fed the other Way round (to the second 
and ?rst inputs respectively) to a second gate (gate 2) 420 to 
give an output corresponding to the function (B AND NOT 
A). The output of the tWo gates are then combined using a 
?bre coupler tail 422 (to give an OR function) so as to provide 
the function (A AND NOT B) OR (B AND NOT A) Which is 
the same as the function (A XOR B). 
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The output of the ?bre coupler tail 422 is next fed to the ?rst 
input of a third gate (gate 3) 430 and a delayed version 435 of 
the same output fed to the second input of the third gate 430. 
In fact, for an N-bit Word there Will be N-l delayed versions 
435 fed to the second input, each delayed by one or more 
samples. Only one delayed input is shoWn in FIG. 4 for 
clarity. The output of the third gate Will therefore represent the 
?rstAND gate 214 function of the circuit of FIG. 2a. Note that 
no additional inverters are needed in this case since the func 
tion of gate 3 430 inherently provides the required inversion 
of the second input. 
The output from gate 3 430, indicative of A ‘not equal to’ 
B, is then passed to the second input of another gate, gate 4 
440. A pulse train synchronised to the sample rate is fed to the 
?rst input of gate 4 440, so that the output of gate 4 440 is an 
inverted version of the signal fed to the second input of gate 4 
440 (it is an inverted version of the signal out of gate 3 430). 
At this stage the output signal of gate 4 is indicative of AIB. 
The signal output from gate 4 440 is fed to the second input 
of gates 5 450 and gate 6 460 respectively. The ?rst input of 
gate 5 450 is provided With AK as its input and thus this gate 
gives as its output an indication of A>B. The ?rst input of gate 
6 460 is provided With B K as its input and thus this gate gives 
as its output an indication of A<B. 
The output from each gate 410,420, 430, 440,450, 460 can 
be passed though an ampli?er 470 as required before being 
fed to a subsequent gate, and may also be passed through a 
bandpass ?lter 480. 
FIG. 5 shoWs an optical crossbar interconnection netWork 
510 of the embodiment being described. The netWork com 
prises an input stage 500, an output stage 502, a sWitch bank 
504 and a controller 506. In the present embodiment the input 
stage 500 comprises four input data channels 520, 522, 524, 
526, each arranged to transmit optical data from four optical 
inputs 530, 532, 534, 536. Similarly the output stage 502 
comprises four optical output channels 540, 542, 544, 546 
arranged to transmit optical data to connected systems. 
Each input data channel 520, 522, 524, 526 comprises a 
label extractor 550. The label extractor 550 is arranged to read 
optically a data tag from a data-packet being sent on an input 
data channel 520-526 and communicate this information 
optically to the controller 506. In the present embodiment 
each input data channel 520-526 is arranged to transmit data 
packets of a ?xed length, each packet comprising a payload 
(i.e. data) and the data tag. In alternative embodiments each 
input data channel 520-526 may be arranged to transmit pack 
ets of a varying length. 
As Will be readily appreciated the data tag may comprise 
information regarding the payload, such as the origin of the 
payload, the destination of the payload, etc. In the present 
embodiment the data tag comprises information regarding the 
destination of the payload Within the interconnection net 
Work, i.e. the address of the output data channel to Which the 
payload is to be routed. The data tag also comprises priority 
information detailing a priority Which has previously been 
assigned to the payload. Such a priority may for example be 
used in applications in Which a Quality of Service (QoS) is 
being operated. 
Due to fact that present embodiment comprises four optical 
output channels 540-546 each data tag contains a tWo-bit 
output address (because 22:4). In addition each data tag is 
provided With a priority setting. Such priority settings may be 
used to indicate the priority of the payload. In the present 
embodiment, as the priority is l-bit, the priority can be set to 
high (1) or loW (0). The label extractor 550 is arranged to 
extract both the destination address data and the priority data 
in the data tag. This is achieved optically. 
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The input stage 500 further comprises, on each data chan 
nel 520-526, a delay line 560 and a packet eraser 570. The 
delay line 560 is arranged to produce a delay in the transmis 
sion of the data-packet such that the optical controller 506 (as 
Will be described here) has suf?cient time to evaluate the 
destination address (i.e. in this embodiment the correct opti 
cal output channel of the netWork) and priority signals and 
subsequently control the sWitch bank 504 accordingly. The 
packet eraser 570 is also in optical communication With the 
controller 506 and is arranged to prevent further transmission 
of a data packet along an input data channel 520-526 at the 
request of the controller 506 under the control of the control 
ler 506. 
The sWitch bank 504 in the present embodiment comprises 
a 4x4 array of 590, such as 2><2 sWitching elements. Each 
sWitching element 590 comprises a ?rst input 580 and a 
second input 582, a ?rst output 584 and a second output 586. 
In addition each sWitching element 590 includes an optical 
gate generator capable of transforming an optical pulse into a 
gate signal lasting as long as the packet duration through the 
netWork. Such sWitches are Well knoWn to a person skilled in 
the art. A sWitching element 590, SW1], can be then con 
trolled, via an optical pulse, Oi], from the controller 506, to 
alter the sWitching element 590 from a ?rst condition to a 
second condition. In the ?rst, uncontrolled, so-called cross 
condition an optical signal, such as a data-packet may pass 
from the ?rst input 580 to the ?rst output 584 Within the 
sWitching element 590 and an optical signal may pass from 
the second input 582 to the second output 586. In the second, 
so-called bar, condition an optical signal may pass from the 
?rst input 580 to the second output 586 Within the sWitching 
element 590 and an optical data signal may pass from the 
second input 582 to the ?rst output 584. Such sWitching 
elements 590 and sWitch banks 504 are Well knoWn Within 
such interconnection netWorks 510. 
Each optical input data channel 520-526 is associated With 
four sWitches 590. For example, the ?rst input data channel 
520 is in association With SW11, SW12, SW13, and SW14. 
Thus in order to transmit data from the ?rst input data channel 
520 to the third optical data output channel 544, then SWl3 
must be activated by the controller 506, While sWitch SW 1 1, 
SW12, SW23, SW33 and SW43 remain in the ?rst, uncon 
trolled, condition. In such an arrangement an optical data 
packet from the input stage 500 passes from the ?rst input 
data channel 520 to the ?rst input 580 of sWitch SW 1 1 and, as 
the sWitch is uncontrolled, the signal passes unhindered to the 
?rst output 584 of SW11, Which is also the ?rst input 580 of 
SW12. Similarly this signal then passes to the SW13. Upon 
reaching SW13, the signal is directed from the ?rst input 580 
to the second output 586. The second output 586 of SWl3 
being the second input 582 of SW23. The signal then transmits 
through SW23 to the second output 586 of SW23, Which is also 
the second input 584 of SW33. Similarly the signal carries on 
to SW43 and thus to the third optical data output channel 544. 
In such an arrangement therefore an optical signal can be 
directed from one input data channel 520, 522, 524, 526 to 
one output channel 540, 542, 544, 546. 
It Will readily be appreciated therefore that collision Would 
occur if, in the above example, a separate signal Were being 
sent from a further input data channel (i.e. from any of the 
second 522, third 524 or fourth 526 input channels) to the 
third output channel 544. In such an arrangement, the con 
troller 506 is arranged to observe the priority information in 
the data tags of the data packets travelling on each input data 
channel 520, 522, 524, 526, and instruct the packet eraser 570 
to erase the packet With the loWer priority if tWo or more 
data-packets are to be sent to the same output channel 540 
US 8,229,300 B2 
546 and thus collide. In this regard the controller 506 may be 
considered to act so as to resolve any contention. Where the 
address and the priorities are the same for tWo or more dif 
ferent data-packets travelling on different input data channels 
520-526, then the controller 506 is arranged to implement a so 
called tie-breaker. 
In the present embodiment the tie-breaker is implemented 
by preference being given to the data packet being transmitted 
on the loWest numbered data channel, i.e. data packets being 
transmitted on the ?rst input data channel 520 get preference 
over the second 522, third 524, and fourth 526 data channels 
When both the address on the packet being transmitted and the 
priority are evaluated to be the same. Similarly data packets 
being transmitted on the second input data channel 522 get 
preference over the, third 524, and fourth 526, While data 
packets being transmitted on the third input data channel 524 
get preference over the fourth 526 alone. It Will be readily 
appreciated that such tie-breakers may be implemented using 
alternative conditions, such as preference for highest data 
channel, or arbitrary selection, or the like. A person skilled in 
the art Will readily appreciate such tie-breaker logic. 
In this regard the controller 506 is in optical communica 
tion With the input stage 500 and the sWitch bank 504, and is 
arranged to control the sWitch bank 504, using optical logic 
pulses to alloW optical data to How from each input data 
channel 520, 522, 524, 526 to the desired output channels 
540, 542, 544, 546 depending upon the address, priority infor 
mation, and originating input data channel 520-526 of the 
data-tags on each data-packet, as Will be described herein. 
FIG. 6 details the optical controller 506 of the present 
embodiment. As Will be appreciated the folloWing description 
is speci?c to a tWo-bit optical address system (i.e. four input 
data channels 520-526 and four output channels 540-546), 
hoWever it Will readily be appreciated hoW to implement 
alternative address systems such as three bit (i.e. eight input 
data channels and eight output channels), or four bit (i.e. 
sixteen input data channels and sixteen output channels), etc., 
alternatively the netWork may comprise any number or inputs 
and any number of outputs, Which may be the same number or 
different. 
In this embodiment, the signal processing is implemented 
using the optical modular logic as described above (in par 
ticular shoWn in FIGS. 1 and 2). In particular the signal 
processing used by the controller results in the data being 
processed entirely Within the optical domain. This is to say 
that aside from optical poWering concerns, there is no 
manipulation, evaluation, etc. of data that occurs electroni 
cally: it occurs optically. 
Again, it is envisaged that similar logic functions may be 
possible With alternative combinations of optical logic mod 
ules 110, 120, 130, 140, 200, 250, hoWever the folloWing 
description is given by Way of an example of one possible 
implementation only. 
With reference to FIG. 6, the optical controller 506 of the 
present embodiment comprises an address reader module 
1000. The address reader module 1000 comprises four optical 
address readers 600, 602, 604, 606, each comprising one 
input and four outputs. The one input is arranged to read 
optically the address, most signi?cant bit (MSB) ?rst, from a 
data tag on a data packet on a repetitive input data channel 
520-526, each address reader 600, 602, 604, 606 being asso 
ciated With a separate channel (i.e. address reader 600 is 
associated With the ?rst input data channel 520, address 
reader 602 With the second channel 522, address reader 604 
With the third channel 524 and address reader 606 With the 
fourth channel 526). In this embodiment the output address, 
or ‘address’ of a data-packet travelling on an input data chan 
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nel 520-526 is given the nomenclature A1, A2, A3 and A4 
meaning, for exampleAl being the output address on the data 
tag on the ?rst input data channel 520, Which may be the ?rst, 
second, third or fourth output channel 540-546. 
The controller 506 also comprises an output stage 608 
Which comprises sixteen AND gates, or so-called sWitching 
modules (for example those shoWn at 1010), Whereby each 
sWitching module 1010 is associated With one sWitching ele 
ment 590 of the sWitch bank 504. The output stage 608 is 
arranged to generate output signals Which are used to control 
sWitching elements in the interconnection netWork. The out 
put of each AND gate (sWitching modules 1010) is used 
therefore to control one of the sWitching elements 590 in the 
sWitch bank 504. When the AND gate 1010, or so-called 
sWitching module 1010 provides a high (or logic 1) output, 
this sends an optical signal, Oi]. to the corresponding sWitch 
ing element SWl-j to sWitch to the second, or so-called bar, 
condition. 
Each of the AND gates 1010 in the output stage 608 com 
prises tWo inputs, one of Which is inverted. The non-inverted 
input of each AND gate 1010 of the output stage 608 is 
connected to an output from one of the four optical address 
readers 600-606. It should be noted that each address reader 
600-606 has four separate outputs, as described beloW. For 
example in the case of the address reader 600, Which is asso 
ciated With the ?rst input data channel 520 (Al), then the four 
outputs from the address reader 600 are arranged to commu 
nicate to the four output ANDs 1010 in the output stage 608 
associated With sWitches SW1 1, SW12, SW13 and SWl4 (i.e. to 
produce, When required, optical signals 01 l, O12, 013 and 
O14)~ 
Each address reader 600-606 itself comprises one optical 
NOR, AD-NOR1 600a and three optical ANDs, AD-AND2 
600b, AD-AND3 600c, AD-AND4 600d, each With tWo 
inputs and one output. One of the inputs on each of the 
AD-ANDs 600b-600d is inverted. The inputs of AD-AND2 
60019 are arranged to read in the tWo-bit address from the data 
tag on the ?rst input data channel i.e. A1, although the inverted 
input is connected to a delay line, arranged to delay the signal 
by one clock cycle (i.e. the time betWeen the sequential read 
ing of the ?rst bit of the address and the second bit of the 
address). In a similar mannerAD-AND3 6000 is connected to 
read A1, but in this instance Al is connected to the inverted 
input, While the delayed Al is connected to the non-inverted 
input. 
The output of AD-AND2 60019 is connected to the inverted 
input of AD-AND4 600d, While the non-inverted input of 
AD-AND4 600d is connected to read A1. The output of AD 
AND3 6000 is connected to an input of AD-NOR1 600a, 
While the other input ofAD-NOR1 is connected to readAl. In 
this arrangement, the output of each gate AD-NOR1 600a, 
AD-AND2 600b,AD-AND3 600c,AD-AND4 600d provides 
an output of the address reader 600. 
The output of AD-NOR 1 60011 is connected to an input of 
output AND 1010 for SW11, While AD-AND2 60019 is con 
nected to an input of output AND 1010 for SW12, and AD 
AND3 6000 is connected to an input of output AND 1010 for 
SW13. In a similar mannerAD-AND4 600d is connected to an 
input of output AND 1010 for SW14. Therefore the address 
reader 600 is arranged to provide a 1 value on the output 
associated With a sWitch, or a later sWitch, that should be 
sWitched to route the data payload on the output address. 
Each AND gate 1010 in the output stage 608 comprises, in 
addition to the input connected to the relevant address reader 
600-606, a further, inverted, input. This input may be consid 
ered a contention input 1020. As discussed above the relevant 
sWitch SWl-j Will only be activated While a l is produced from 
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the AND gate, or so-called switching module 1010. To 
achieve this, the relevant output of the address reader 600-606 
must be high (logic 1) as an address control signal and the 
input to the contention input 1020 must be Zero (logic 0). 
The controller 506 is further provided With a four control 
NORs 700. Each control NOR 700 comprises tWo inputs, and 
one output, and is associated With one input data channel 
520-526. Therefore there is provided a separate control NOR 
700 associated With the output addresses A1, A2, A3 and A4. 
One input to each control NOR may be considered a com 
parison input 702, While the other input may be considered a 
priority input 704 (as Will be described herein). The output of 
each control NOR 700 is connected to the contention input 
1020 of the sWitching modules 1010 of one input data channel 
sWitches, (eg the output of the ?rst control NOR is con 
nected to the contention input 1020 of the AND gates 1010 
associated With sWitches SW11, SW12, SW13 and SW14). 
The output of each control NOR 700 is also optically 
connected to an extinction line 750 associated With each 
particular input data channel 520-526. A high, or logic 1, on 
an extinction line 750 activates the packet eraser 570 to erase 
the packet passing on that input data channel 520-526. 
Therefore it Will readily be appreciated that if either of the 
inputs to a control NOR 700, i.e. the comparison input 702 or 
the priority input 704, is high (or 1) then the output of the 
control NOR 700 Will be loW (or 0). In this instance, no 
extinction signal Will be activated for that particular input data 
channel 520-526, and as this signal is inverted at the conten 
tion input 1020 of the outputAND gates 1010 then each of the 
sWitches associated With that input data channel 520-526 Will 
be able to be activated by a signal from the appropriate 
address reader 600-606. Similarly an output 1 from the con 
trol NOR 700 Will occur When, and only When, both the 
comparison input 702 and the priority input 704 are Zero. In 
this instance the extinction line Will be high, and thus the 
packet eraser 570 Will be activated. In addition the contention 
input 1020 of the corresponding AND gates 1010 in the 
output stage Will be Zero, and thus no sWitching signal Olj Will 
be provided and the sWitching element 590 Will be unable to 
be activated by the signal from the address reader 600-606. 
The logic used to provide the input to each control NOR 
700, i.e. the comparison input 702 and the priority input 704, 
Will be described herein. 
The controller 506 further comprises an address input stage 
609 Which itself comprises six 2-bit comparators 610, 612, 
614, 616, 618, 620 (similar to that described above, and as 
shoWn in FIG. 2) each of Which has outputs AIB and A ‘not 
equal to’ B. Each of the comparators 610-620 is arranged to 
compare optically the output address information of the data 
tags betWeen tWo input data channels 520-526 and provide 
tWo outputs: one for not equal and one for equal, as previously 
described. Again a data-packet travelling on an input data 
channel 520-526 is given the nomenclatureAl, A2, A3, andA4 
meaning, for example, Al being the output address on the data 
tag on the ?rst input data channel 520. The six comparators 
610-620 are required so that the folloWing comparison may 
be made: A1/A2, Al/A3, A1/A4, A2/A3, A2/A4, A3/A4. Thus 
the address of the data tag on each channel is compared With 
the address of all other data tags. It Will readily be appreciated 
that for each input data channel 520-526 there is provided a 
set of three comparators, operatively associated thereWith. In 
the case of the third input data channel 524 for example, the 
folloWing comparators are employed: Al/A3 612, A2/A3 616, 
A3/A4 620. 
It Will also be readily appreciated that due to the logic of the 
comparators 61 0-620 as described above, depending upon the 
comparison made, the output on one of the outputs (AIB, or 
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A ‘not equal to’ B) Will be high, or 1, While the other Will be 
loW, or 0. Therefore to assess Whether tWo addresses, such as 
Al and A3, are different (ie to observe a high on the A ‘not 
equal to’ B output), then it is equally valid to observe the 
output of AIB output, and invert this signal. 
The controller 506 further comprises four Compare ANDs 
in a comparison block 622. Each Compare AND is associated 
With a set of inputs such that each AND gate in the compari 
son block 622 compares all of the comparator 610-620 out 
puts for any one input data channel 520-526: ie the ?rstAND 
gate has inputs corresponding to the three comparisons 
A1/A2, Al/A3 andAl/A4 such that the set comprises all com 
parison involving the ?rst input data channel 520. Each Com 
pare AND comprises three inputs, tWo of Which are inverted 
and the third of Which is not. The tWo inverted inputs are 
connected to the AIB output of tWo comparators relating to 
set of input data channels, While the non-inverting input is 
connected to the A ‘not equal to’ B output of the third com 
parator relating the same input data input channel set. Each 
Compare AND is therefore arranged to compare the address 
on one input data channel With the address on all other data 
channels, and provide a high output (ie 1) if, and only if, all 
the addresses do not compare, ie a l is output if all the 
addresses are different from the address being compared and 
there is no possible contention, e.g. Al ‘not equal to’ A2, A1 
‘not equal to’ A3, A1 ‘not equal to’ A4. 
The address input stage 609 and the comparison block 622 
may be considered as a comparator stage. 
The comparator stage therefore has four outputs. Each 
output provides a high signal to indicate that the address on 
the particular input data channel 520-526 is not the same as 
any of the other addresses. Each output, Which may be con 
sidered as a comparator output signal, provides an input to the 
compare input 702 of the control NOR 700 associated With 
that particular input data channel 520-526. 
The controller 506 further comprises a contention manager 
624. The term contention manager Will be readily understood 
by the skilled reader to mean a device, Which may be imple 
mented in softWare or hardWare or the like, that is arranged to 
attempt to prevent signal collision by signal processing a 
system. 
In the present embodiment the contention manager 624 is 
arranged to read, and compare the value of, the priority infor 
mation Within the data tag on an input data channel 520-526 
With the priority information of the data tag on the other input 
data channels 520-526, to provide a contention signal based 
upon these priorities, and in addition, When these priorities 
are the same, give preference to the input data channel 520 
526 of the highest number, e. g. give preference to A2 over A3 
if both address and priorities are the same. As discussed, such 
a provision may be called a tie-breaker provision. 
The contention manager 624 comprises three stages: the 
priority comparison stage 800; the secondary stage 810; and 
the contention Winning AND stage 820. 
The priority comparison stage 800 comprises six l-bit 
comparators 626, 628, 630, 632, 634, 636. Each comparator 
is arranged to provide the logic A<B A>B and AIB, and thus 
compare the priority ofthe data on each set (e.g. Pl/Pz, Pl/P3, 
Pl/P4, Where similar denotation is used here to denote the 
priority data of the relevant input data channels) of data input 
channels 520-526. In the present embodiment, only the out 
put A<B is used. Therefore the priority comparison stage 800 
comprises six outputs, and provides the logic Pl<P2, Pl<P3, 
Pl<P4, P2<P3, P2<P4 and P3<P4. 
The secondary stage 810 comprises tWelve ANDs, each 
With tWo inputs and one output, Where one of the inputs is 
inverted, i.e. logic module 110 in FIG. 1. One input on each 
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AND is connected to an output of the priority stage 800, While 
the other is connected to an output of the relevant tWo-bit 
comparator 610-620 from the comparison stage 609. Each 
AND in the secondary stage 810 is shoWn With the nomen 
clature i-j, (i.e. ANDiJ.) Whereby, for example, the inverted 
input of AND1_2 is connected to Al ‘not equal to’ A2 output 
from the tWo -bit comparator 61 0 arranged to compare A 1 With 
A2 in the comparison stage 609 and the non-inverted input is 
connected to output of the 1-bit comparator P l<P2 in the 
priority stage 810. 
The output of AND l_2 produces a high logic in the situation 
Where AIIA2 AND P1<P2, thus indicating that the data 
packet on the second input address channel should Win the 
contention betWeen the tWo. The output of AND1_2 may be 
considered as Cl_2 (i.e. contention 1-2), Whereby there is 
provided a high output if A2 should Win over A1. 
In this arrangement, ie using only the P l<P2 output from 
the priority stage 800, it should be apparent to the skilled 
reader that in the situation Where PIIPZ, no high output Will 
be made from the 1-bit comparator and thus the output from 
AND l_2 Will be loW and therefore data onAl Will Win over A2 
in this instance. The present embodiment therefore provides 
the tie-breaker logic, in Which the data from the loWest chan 
nel Wins if the priorities and the output address are the same. 
It Will be readily appreciated also that When comparing the 
contention in the second stage 810 of the contention manager 
624, that it Would be equally valid, in the case of AND2_l for 
example, to provide the non-inverted input from the AIIA2 
output of the comparator stage 609 and provide the inverted 
input from P2>Pl, i.e. Pl<P2. 
The secondary stage 810 is provided therefore With tWelve 
outputs, corresponding to three outputs per set, ie C1_2, C1_3, 
Cr-4: C2-r: C2-3: C2-4: C34: C3-2: C3-4: C44: C4-2: C4-3: 
Wherein a high is provided if the latter post?x should Win over 
the former post?x. It should be appreciated therefore, consid 
ering the discussion above, that if this signal is inverted (by 
means of an NOT gate say) then the opposite is true, ie that 
the former post?x should Win over the latter post?x. 
The ?nal stage of the contention manager is the contention 
Winning AND stage 820, Which comprises four contention 
Winning ANDs, or CW-ANDs: CW-1, CW-2, CW-3, CW-4. 
Each CW AND has three inverted inputs and one output. It 
Will readily be appreciated that the combination of logic 
modules 140 and 130 in FIG. 1 provide such logic, as is the 
case here. The inputs of each and are provided by the output 
from the relevant set from the tWelve outputs from the sec 
ondary stage 810 of the contention manager 624. Thus, in the 
example of C1_2, C1_3, C1_4, these are all passed to CW-1, 
Whereby each input is inverted. The output of CW-1 Will 
therefore be high if, and only if, the address A1 on the ?rst 
data input channel 520 should Win overA2 AND A3 AND A4. 
The output signal of the contention managed may be consid 
ered to be a priority output signal. 
The priority output signal of CW-1 is then passed to the 
priority input 704 of the Control NOR 700 associated With the 
?rst data input channel 520, and thus the data packet on the 
relevant data input channel is not extinguished and the sWitch 
ing elements 590 associated With this channel may be acti 
vated When the logic on the priority input is high (or logic 1). 
The same con?guration is used for all further CW-2, CW-3, 
CW-4. 
It should be appreciated that the output of a Control NOR 
700 Will be loW (i.e. acting to enable the relevant sWitching 
modules 1010 and not to extinguish the packet) When either 
the priority output signal or the comparator output signal are 
high. 
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By using the 1-bit and N-bit optical comparators in this 
manners, as Well as the optical logic gates the controller 506 
described is able to control optically (and in this instance 
entirely optically) the interconnection netWork of FIG. 5. 
FIG. 7 details a How chart indicating the steps taken When 
evaluating optically the routing of data packets that pass 
through the optical interconnection network. 
Step 2000 optically observes the address data in the data 
tag. This information is passed 2010 to the relevant optical 
address reader, Which is able to output an address optical 
sWitch control signal 2020. 
At the same time, the addresses on one input data channel 
are compared 2030, and it is evaluated 2040 if there is a 
contention. If there is, a contention signal is produced 2050. 
The controller 506 is also arranged to read 3010 the priority 
data from the data-tag, and compare 3020 the priorities from 
one input data channel With all the further input data channels. 
The controller is further arranged to again compare 3030 the 
addresses on one input data channel With all other input data 
channels. While this may be provided as a further step, this 
information may also be provided from step 2030. As such a 
dashed line is shoWn in FIG. 7 to highlight this. Both the 
address compare 3030 and the priority compare 3020 are used 
to evaluate a priority contention signal 3040. 
This priority contention signal is combined 4000 With the 
address contention signal to evaluate if the relevant sWitching 
modules 1010 Within the output stage 608 should be acti 
vated, or de-activated and the relevant data-packet should be 
erased 4010. 
If the sWitches should be enabled, then the signal from the 
combination is further combined With the relevant output an 
address optical sWitch control signal 2020 and the output 
stage produces a signal to control the relevant sWitching ele 
ment 590. 
It should be readily appreciated that the embodiment 
described above is only one example of such a con?guration 
and it is envisaged that many further con?gurations Will be 
possible, including implement three-bit, four-bit, etc. con 
?gurations.A skilled personWill readily be able to implement 
such a controller and netWork. 
In addition it is envisaged that While in the present embodi 
ment there is provided the use of a priority bit to evaluate the 
contention, this needs not be used. Indeed the system may 
operate Without the use of a priority check and may be imple 
mented With tie-breaker policy only, or other contention sys 
tem. 
The present invention may, of course, be carried out in 
other Ways than those speci?cally set forth herein Without 
departing from essential characteristics of the invention. 
Therefore, the present embodiments are to be considered in 
all respects as illustrative and not restrictive, and all changes 
coming Within the meaning and equivalency range of the 
appended claims are intended to be embraced therein. 
What is claimed is: 
1. An optical sWitch controller con?gured to control an 
optical interconnection netWork that variably connects at 
least one input data channel to a plurality of output channels 
via at least one sWitching element, the optical sWitch control 
ler comprising: 
an address reader module having at least one semiconduc 
tor optical ampli?er, the address reader module con?g 
ured to: 
process an optical signal; 
read a data tag from the at least one input data channel to 
obtain information; and 
output at least one address control signal based upon the 
information read from the data tag, Wherein the 
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address control signal is con?gured to control one or 
more switching elements in an optical interconnec 
tion network; 
a comparator stage con?gured to: 
read the data tag from at least tWo input data channels; 
and 
output at least one comparator output signal to indicate 
Whether the information Within the data tags read 
from the at least tWo input data channels is the same or 
different; and 
an output stage con?gured to: 
receive the address control signal; and 
output an output signal based on both the address control 
signal and the comparator output signal. 
2. The optical controller of claim 1 Wherein the output stage 
comprises at least one semiconductor optical ampli?er, and is 
con?gured to process the optical signal. 
3. The optical controller of claim 1 Wherein the comparator 
stage is con?gured to read a destination address from the data 
tag. 
4. The optical controller of claim 1 further comprising: 
a contention manager con?gured to read priority informa 
tion from the data tag from at least tWo input data chan 
nels; and 
output at least one priority output signal according to the 
priority information; and 
Wherein the output stage is further con?gured to output the 
output signal based on both the address control signal 
and the priority output signal. 
5. The optical controller of claim 4 Wherein the contention 
manager is con?gured to generate the priority output signal to 
indicate that the priority information Within the data tag has a 
loWer priority than the priority information in another data 
tag. 
6. The optical controller of claim 4 Wherein if the data tags 
read from different input data channels indicate that the dif 
ferent input channels are to be concurrently connected to the 
same output channel With the same priority, then the conten 
tion manager is further con?gured to employ a tie-breaker to 
determine Which of the input data channels should be con 
nected to the output channel. 
7. The optical controller of claim 4 Wherein the contention 
manager comprises at least one semiconductor optical ampli 
?er con?gured to carry out the signal processing optically. 
8. The optical controller of claim 1 further comprising at 
least one extinction line con?gured to provide an extinction 
signal to an interconnection netWork to indicate that a data 
packet on an input data channel should be erased. 
9. The optical controller of claim 1 Wherein the optical 
controller is con?gured to control a 4x4 interconnection net 
Work. 
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10. An interconnection netWork comprising: 
an optical sWitch controller con?gured to: 
control an optical interconnection netWork that variably 
connects at least one input data channel to a plurality 
5 of output channels via at least one sWitching element; 
and 
an address reader module in the optical sWitch controller, 
and having at least one semiconductor optical ampli?er, 
the address reader module con?gured to: 
process an optical signal; 
read a data tag from the at least one input data channel to 
obtain information; and 
output at least one address control signal based upon the 
information read from the data tag, Wherein the 
address control signal is con?gured to control one or 
more sWitching elements in an optical interconnec 
tion netWork; 
a comparator stage con?gured to: 
read the data tag from at least tWo input data channels; 
and 
output at least one comparator output signal to indicate 
Whether the information Within the data tags read 
from the at least tWo input data channels is the same or 
different; and 
an output stage con?gured to: 
receive the address control signal; and 
output an output signal based on both the address control 
signal and the comparator output signal. 
11. A method of optically controlling an interconnection 
netWork con?gured to variably connect at least one input data 
channel to a plurality of outputs channels via at least one 
sWitching element, the method comprising: 
reading information Within a data tag from at least one 
input data channel using an address reader; 
processing the information to generate an address control 
signal based on the information read from the data tag; 
sWitching elements Within an interconnection netWork 
using the address control signal; 
using at least one semiconductor optical ampli?er to read 
the information Within the data tag, and to process the 
information to generate the address control signal; 
reading, at a comparator stage, the data tag from at least 
tWo input data channels; 
outputting, from the comparator stage, at least one com 
parator output signal to indicate Whether the information 
Within the data tags read from the at least tWo input data 
channels is the same or different; 
receiving, at an output stage, the address control signal; and 
outputting, from the output stage, an output signal based on 
both the address control signal and the comparator out 
put signal. 
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